• La Universidad
    • Historia
    • Rectoría
    • Autoridades
    • Secretaría General
    • Pastoral UC
    • Organización
    • Hechos y cifras
    • Noticias UC
  • 2011-03-15-13-28-09
  • Facultades
    • Agronomía e Ingeniería Forestal
    • Arquitectura, Diseño y Estudios Urbanos
    • Artes
    • Ciencias Biológicas
    • Ciencias Económicas y Administrativas
    • Ciencias Sociales
    • College
    • Comunicaciones
    • Derecho
    • Educación
    • Filosofía
    • Física
    • Historia, Geografía y Ciencia Política
    • Ingeniería
    • Letras
    • Matemáticas
    • Medicina
    • Química
    • Teología
    • Sede regional Villarrica
  • 2011-03-15-13-28-09
  • Organizaciones vinculadas
  • 2011-03-15-13-28-09
  • Bibliotecas
  • 2011-03-15-13-28-09
  • Mi Portal UC
  • 2011-03-15-13-28-09
  • Correo UC
- Repository logo
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log in
    Log in
    Have you forgotten your password?
Repository logo
  • Communities & Collections
  • All of DSpace
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log in
    Log in
    Have you forgotten your password?
  1. Home
  2. Browse by Author

Browsing by Author "Martinez, J. S."

Now showing 1 - 1 of 1
Results Per Page
Sort Options
  • Loading...
    Thumbnail Image
    Item
    A Blind Calibration Scheme for Switched-Capacitor Pipeline Analog-to-Digital Converters
    (IEEE, 2020) Bozzo Jiménez Juan Andrés; Abusleme Hoffman, Ángel Christian; Martinez, J. S.
    A foreground calibration algorithm is proposed to digitally self-calibrate a switched-capacitor (SC), pipelined, analog-to-digital converter (ADC). Static errors resulting from capacitor mismatch, charge transfer loss (from limited amplifier dc gain) and variance in Multiplying DAC (MDAC) voltages are estimated and compensated for. The proposed algorithm reuses the electrical components of the pipeline stages to instantiate ΔΣ converters in the stages' interfaces. By feeding to those converters self-generated input signals and storing the output stream of codes, the algorithm is able to infer the electrical parameters of the reused elements. The algorithm does not require external stimulus or specialized circuitry to be used as true ground but depends on the stages sub-ADC threshold levels precision, diminishing its performance in circuits where error is dominated by sub-ADC input offset. A number of 10-bit ADC's with a mean uncalibrated Effective Number Of Bits (ENOB) of 6.3 bits where simulated, and a resolution improvement between 2.5 bits, for the best case, and 1 bit for the worst, were observed.

Bibliotecas - Pontificia Universidad Católica de Chile- Dirección oficinas centrales: Av. Vicuña Mackenna 4860. Santiago de Chile.

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback